Search - VGA timing

[VHDL-FPGA-Verilog] VGA Output

Description: VGA Timing Output display
Platform: | Size: 4763 | Author: sisi12343@sina.com | Hits:

[VHDL-FPGA-Verilog] VGA RefComp

Description: CPLD/FPGA VGA显示资料代码查VGA时序的可以到http://tinyvga.com/vga-timing 做数字屏的驱动，基于CPLD的，用FPGA的开发板在做，屏的型号AT070TN92
Platform: | Size: 130654 | Author: text108 | Hits:

[VHDL-FPGA-Verilog] S6_VGA_change

Description: verilog源代码，quartusII工程。程序实现VGA时序。控制VGA显示器输出图形。在quartusII中客直接运行，-Verilog source code, quartusII works. Procedures to achieve VGA timing. VGA graphics display control output. QuartusII in the direct run-off,
Platform: | Size: 2572288 | Author: 李晨 | Hits:

[File Format] VGA

Description: 电源：稳压的＋5V电源，电流小于300mA。视频输入：RGB＋HSYNC＋VSYNC信号，取自VGA卡，刷新率与NTSC标准兼容。视频输出：混合视频和S－视频（Y/C）。支持的视频标准：PAL B、G、H和NTSCM。电路要求VGA卡能发送与PAL或NTSC标准视频时序兼容的RGB格式视频信号。 -Power: 5 V regulated power supply current of less than 300mA. Video input: RGB HSYNC VSYNC signals from the VGA card, refresh rate compatible with the NTSC standard. Video Output: Mixed video and S-video (Y/C). Supported video standards: PAL B, G, H and NTSCM. Circuit requirements of VGA cards can be sent with the PAL or NTSC standard video timing compatible RGB format video signals.
Platform: | Size: 32768 | Author: | Hits:

[VHDL-FPGA-Verilog] VGA

Description: 用来实现VGA发生时序，显示颜色，用CPLD实现-Used to realize the occurrence VGA timing, display color, with CPLD realize
Platform: | Size: 312320 | Author: | Hits:

[VHDL-FPGA-Verilog] VGA_1024×768×85

Description: 用verilog hdl实现的VGA显示彩条信号，其中包括VGA时序、竖彩条、横彩条、棋盘格-Using verilog hdl realize the VGA display color signals, including VGA timing, vertical color, Wang Cai, the checkerboard lattice
Platform: | Size: 450560 | Author: 华磊 | Hits:

[VHDL-FPGA-Verilog] vga_display

Description: 关于VGA显示的vhdl源代码，符合vga的相关时序，是您的重要参考。-VGA display on the VHDL source code, in line with the relevant vga timing is an important reference for you.
Platform: | Size: 293888 | Author: wangyd | Hits:

[Graph program] VGA

Description: VGA时序，适合想设计VGA接口的朋友，也适合计算机维修的朋友-VGA timing, would like to design for Friend VGA interface, but also suitable for computer maintenance Friend
Platform: | Size: 133120 | Author: adsjkloi | Hits:

[Graph program] vga_timing_gen

Description: verilog文件实现VGA时序驱动，产生vsync和hsync信号。附有自检测程序。-Verilog file to achieve VGA timing-driven, resulting in VSYNC and HSYNC signals. With self-testing procedures.
Platform: | Size: 3072 | Author: summer | Hits:

[VHDL-FPGA-Verilog] vga

Description: vga显示时序控制，vhdl产生所必需的时序-vga display timing
Platform: | Size: 70656 | Author: xinxin | Hits:

[VHDL-FPGA-Verilog] VGA

Description: 这个资料详细介绍了VGA的工作时序，并给出了相关的VHDL应用程序-This information details the work of VGA timing, and given the relevant application of VHDL
Platform: | Size: 431104 | Author: nick | Hits:

[VHDL-FPGA-Verilog] vga_control

Description: this a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.-this is a spartan 3E base project file. this is the project of game in which vga is interfaced to FPGA. this file is main file in which vga timing is maintained.
Platform: | Size: 1024 | Author: yasir | Hits:

[VHDL-FPGA-Verilog] VGAbars_1016

Description: VGA Bar Generator generates VGA timing and outputs bars of fixed colors. Tested on Xilinx Spartan3 SP305 board and works fine.
Platform: | Size: 2048 | Author: Michael Stamler | Hits:

[Video Capture] VGAtiming

Description: VGA时序图 VGA显示模式显示器原理 LCD工作原理-VGA timing diagram VGA display mode LCD monitor works theory
Platform: | Size: 99328 | Author: 天天 | Hits:

[Picture Viewer] FPGA_VGA_displaydoctum

Description: 使用 FPGA 控制 VGA 显示相关知识介绍：包括显示器术语显示卡术语 VGA 时序设计色彩原理显示源代码相关测试图片-The use of FPGA control VGA display relevant knowledge, Introduction: terminology, including display graphics card design color theory terminology VGA timing related test images show the source code
Platform: | Size: 53248 | Author: 林锦鸿 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] VGA Output

[VHDL-FPGA-Verilog] VGA RefComp

[VHDL-FPGA-Verilog] S6_VGA_change

[File Format] VGA

[VHDL-FPGA-Verilog] VGA

[VHDL-FPGA-Verilog] VGA_1024×768×85

[VHDL-FPGA-Verilog] vga_display

[Graph program] VGA

[Graph program] vga_timing_gen

[VHDL-FPGA-Verilog] vga

[VHDL-FPGA-Verilog] VGA

[VHDL-FPGA-Verilog] vga_control

[VHDL-FPGA-Verilog] VGAbars_1016

[Video Capture] VGAtiming

[Picture Viewer] FPGA_VGA_displaydoctum

[VHDL-FPGA-Verilog] vga

[VHDL-FPGA-Verilog] VGA

[Special Effects] VGA-timing

[VHDL-FPGA-Verilog] VESA-VGA

[VHDL-FPGA-Verilog] vga-timing-generator

CodeBus www.codebus.net